Scattering of charge carriers and flicker noise in electrical transport are the central performance limiting factors in electronic devices, but their microscopic origin in molybdenum disulphide (MoS 2 )-based field effect transistors remains poorly understood. Here, we show that both carrier scattering and low-frequency 1/f noise in mechanically exfoliated ultra-thin MoS 2 layers are determined by the localized trap states located within the MoS 2 channel itself. The trap states not only act as Coulomb scattering centers that determine transport in both equilibrium (eV < k B T ) and non-equilibrium (eV > k B T ) regimes, where V and T are the source drain bias and temperature respectively, but also exchange carriers with the channel to produce the conductivity noise. The internal origin of the trap states was further confirmed by studying noise in MoS 2 films deposited on crystalline boron nitride substrates. Possible origin and nature of the trap states is also discussed.
Atomically thin films of MoS 2 have emerged as a promising platform for transparent flexible electronics. In the field effect geometry, MoS 2 offers several advantages that include large on-off ratio, immunity against short channel effects, and small subthreshold swing 1,2 . These promise MoS 2 -based logic devices 3, 4 and energy-efficient field effect transistor [5] [6] [7] , but in the generic back gated geometry, the electron mobility of MoS 2 field effect devices (MoS 2 FET) is generally poor ( < ∼ 20 cm 2 /Vs), which may restrict its application as fast transistors and rf devices 8 . Since the phonon-limited room temperature mobility 9 in MoS 2 can be as large as ∼ 400 cm 2 /V.s, the factors that restrict carrier mobility in MoS 2 are of great research interest 10 . Recently, some studies have reported to achieve higher mobility in top gated devices with a high-k dielectric 1, 11, 12 . This suggest that charged defects play a crucial role in determining the performance of MoS 2 -based transistors, but the microscopic origin of these defects has remained unclear.
Disorder in ultra-thin MoS 2 transistor may arise due to both external and internal factors. The former, which primarily involves substrate-bound charge traps, roughness or adsorbates, was shown to affect both electron mobility and flicker noise in graphene FETs [13] [14] [15] [16] .
Although a similar picture has been suggested for MoS 2 as well 12, 17, 18 , the occurrence of strong localization even near room temperature and at high carrier density indicate a much stronger disorder in MoS 2 . Among the internal factors, sulphur vacancies are often discussed which can introduce localized donor states inside the bandgap and determine the electrical transport properties 19 . It has been reported that presence of atmospheric oxygen and water vapour can lead to oxidation of MoS 2 resulting in MoO 3 20 . Moreover, nucleation of metallic 1T polytrope and the grain boundaries can also act as structural disorder as observed in chemically exfoliated MoS 2 21 .
To address the origin of performance-limiting disorder, we have carried out electrical transport measurements combined with time dependent conductance fluctuations i.e. 1/f noise. The purpose of employing 1/f noise stems from its sensitivity to both structural inhomogeneity in solids, 22 and charge traps in proximity to the channel as shown for graphene 16, 23, 24 and silicon FETs 25, 26 . In our experiments, carrier density dependence of both conductivity and noise measurements suggest that disorder is dominated by trapped charges. However, the trap density calculated from both turned out two orders of magnitude higher than the SiO 2 surface trap density, suggesting that the traps are internal to bulk of The backgate transfer characteristics of a typical single layer device at 300 K is shown in top-left inset of Fig. 1c . The conduction occurred at positive V BG indicating an intrinsic n-doping of the channel. We defined V ON (top-left inset of Fig. 1c ) as the backgate voltage at which the current through the device became measurable (> 10 −12 A) at T = 300 K. The parameter ∆V BG = V BG − V ON , is then approximately proportional to carrier density (n) particularly at high ∆V BG . In Fig. 1c , we have plotted conductivity as function of ∆V BG for three different devices and found σ ∝ ∆V 2 BG for ∆V BG ≥ 6 V. This indicates that the charge transport is dominated by unscreened Coulomb impurity scattering 27 . Such ∆V 2 BG dependence was observed in all the devices around 300 K.
To explore the microscopic origin of the charged impurities or traps, we perform I DS −V DS measurements at high source-drain bias, which is a sensitive tool to investigate the disorder configuration in organic thin film transistors 28, 29 and reduced graphene oxide 30 . At low source-drain bias I DS ∝ V DS , although it deviated from linearity as V DS was increased leading to I DS ∝ V m DS with m ≥ 2 particularly below 200 K (inset of Fig. 1d ). The I DS − V DS characteristics in our devices were highly symmetric in the entire drain-source We now focus on the low-frequency conductivity fluctuations (inset of Fig. 2a ) in our MoS 2 devices. The normalized power spectral densities (S σ /σ 2 ) of conductivity fluctuations showed 1/f -type frequency spectrum at low frequencies ( Fig. 2a ). The gate voltage dependence of S σ /σ 2 is shown in Fig. 2b . We observed that S σ /σ 2 decreases monotonically with increasing gate voltage at a fixed temperature. The temperature dependence of both σ and S σ /σ 2 at three fixed V BG are shown in Fig. 2c . We observed that both change non-monotonically. The sharp decrease in σ below 240 K can be readily attributed to the localized state transport 18 , where S σ /σ 2 increases exponentially due to the broad distribution of the waiting time of the carriers between successive hops 33 . However, for T > 240 K and especially at large V BG , where σ displays a metal-like transport 34, 35 , the noise magnitude increases with increasing temperature as in a diffusive quasi-metallic systems 36 . It should be mentioned here that such weak diffusive transition was not observed in some devices till 300 K (see supplementary material for more discussions).
The carrier density dependence of S σ /σ 2 for three different devices is shown in Fig. 3a .
We observe that at low ∆V BG , the variation differs from one sample to another and may be connected to the details of electron localization. However, at large ∆V BG , all devices show S σ /σ 2 ∝ 1/∆V 2 BG , which is a characteristic feature of number fluctuation in semiconductors 37 . Number fluctuation arises from trap states varying in energy and position within or close to the conduction channel (see schematic in Fig. 3c ). The interfacial trap states in the SiO 2 substrate close to channel has been quantitatively shown to cause similar scenario in graphene-on-SiO 2 16,24,38 and Si-MOSFETs 25 . To check whether the oxide traps can account for the observed noise, we calculate the oxide trap density D T per unit volume and energy using the trap-channel tunnel model, developed originally for MOSFETs 25, 26 .
The calculated D T has been plotted in Fig. 3d for three different devices which is approximately two orders of magnitude higher than SiO 2 surface trap density (see supplementary for detail calculations). To find an alternative source, we calculate the trap density of states from its volume density N T obtained from the SCLC measurements ( Fig. 2d ). Assuming Fig. 3b . We find that S σ /σ 2 ∝ 1/∆V 2 BG at large ∆V BG which establishes number fluctuation as the dominant noise mechanism providing further support to the internal origin of the localized trap states.
It is well-known that the presence of water vapour and fabrication-induced resist residues can also act as an additional source of trap states in thin film transistors. In order to address the contribution of these external sources, we also fabricate devices by transferring a thin (20 nm) single crystalline layer of hBN on top of the MoS 2 flake prior to lithography processes (see insets of Fig. 4b and 4d for schematic and actual device images respectively).
This protects the channel from acrylic residues and the possibility of presence of water vapour is also minimal as the transfer was done at 100 0 C. The measurements were performed before and after vacuum annealing at 150 0 C and 4.6×10 −6 mbar vacuum for 3 hours. We found that in all cases the V ON shifted towards large (< -60 V) negative gate voltages after annealing. This has been observed previously but the reason behind this remained controversial 35 . The transfer characteristics for both kinds of devices are plotted in Fig. 4a and 4b respectively as a function of ∆V BG . We find that the characteristics curves show similar density dependence beyond ∆V BG > 10 V indicating a minimal role of the contacts in these devices. The noise behaviour is shown in this regime for both kind of devices before and after annealing in Fig. 4c and 4d respectively. For comparison, we define plot S I /I 2 normalized to its magnitude at ∆V BG ≈10 V. We find that, in spite of having similar transfer characteristics, the noise magnitude decreases by 10 -30 times on annealing irrespective of the nature of surface protection. This observation suggests that in our devices where the measurements are carried out in high vacuum condition, the noise is not dominated by the external sources of trap states.
The noise measurement in conjunction with the low temperature conductivity measurement can provide a crucial insight on the structural morphology of the trap states. We observed that, at low temperature, conductivity as a function of gate voltage showed a number of reproducible peaks even at high carrier density (V BG ∼ 60 -80 V and see Fig. S7 in supplementary material and ref. 18 ). This indicates strong charge inhomogeneity in the MoS 2 channel. Oscillatory conductivity also suggests that the charge inhomogeneous regions (patches) act like quantum dots in semiconducting MoS 2 channel. These patches can exchange electrons with the channel to produce 1/f noise (Fig. 5a ), and also act as charged impurities. For a more quantitative approach, we consider D and ∆E = e 2 /C ( where C ≈ 4ε 0 ε r D is the capacitance) as the average diameter and charging energy respectively of the patches. Because of their small size (D ∼ 10 nm) 18 , we also considered single particle quantum level spacing as ∆E Q . The scenario has been depicted in the schematic of Fig. 5a (bottom) . Assuming that the channel is nearly diffusive at high T and noise arises due to thermally activated exchange of charge carriers between channel and patches, the noise magnitude can be expressed as (see full derivation in the supplementary material):
where N E and N are the total number of patches and total number of electrons respectively in the channel. Equation 1 suggests an exponential temperature dependence in diffusive regime (shaded region in Fig. 2c ) . To verify this, we chose the devices which showed an insulator to weak diffusive transition 34, 35 at high T . The variation of T −3 δσ 2 /σ 2 as a function of 1/T (see Fig. 5b ) in the high T region yields average charging energy ∆E ∼ 88 ± 15 meV Fig. 5c ). We observe that the noise level is much higher in MoS 2 films compared to graphene device at similar carrier densities and on same substrate. This also strengthens our conclusion of an internal origin of disorder in MoS 2 films.
We now discuss the possible origin of these charge inhomogeneous patches in MoS 2 films.
Recently, it has been reported that both n-type and p-type charge inhomogeneity can occur in natural MoS 2 crystal, and are related to the crystal structure 43 . The low sulphur concentration regions (S-vacancies or Mo-like cluster) act as nanometer sized metallic regions and can take part in electron exchange. Such sulphur deficit region in our devices can originate either during crystal growth or during mechanical exfoliation. Moreover, p-type regions are formed due to structural defects to reduce strain in sulphur rich areas. We also discuss one more possibility which was revealed from our XPS measurement where it was observed that the positions of the extra peaks match well with the metastable 1T phase of This value agrees reasonably with the γ H values obtained directly from the experiment (See Fig. 4c ).
In conclusion, we have studied electrical conductivity and low frequency noise in ultrathin MoS 2 transistor. We found that both are dominated by same set of localized trap states.
The trap density was calculated independently from both non-equilibrium conductivity and noise measurements which agree well and turn out much higher that SiO 2 surface trap density. This strongly suggests that the trap states are not external, but related to the crystal structure of the MoS 2 film that determines electron transport in MoS 2 field effect transistors.
Supplementary information
Microscopic origin of charge impurity scattering and flicker noise in MoS 2 field effect transistors
A. Experimental details:
For 'MoS 2 on SiO 2 ' devices, MoS 2 flakes were exfoliated on SiO 2 (300 nm)/n ++ Si wafer from bulk MoS 2 crystals (SPI Supplies) using scotch tape. To keep the disorder level comparable, the wafers were thoroughly cleaned by standard RCA cleaning followed by acetone and isopropyl alcohol cleaning in ultrasonic bath. The flakes were identified initially by optical microscope 44, 45 . The thickness and quality of each flake was determined by Raman spectroscopic measurement 46 (see Figure S1 ). The Raman data was recorded using WITEC confocal (X100 objective) spectrometer with 600 lines/mm grating, 514.5 nm excitation at a very low laser power level (less than 1 mW) to avoid any heating effect. Au(40 nm) contacts were defined using standard electron beam lithography followed by thermal evaporation of To transfer MoS 2 on hexagonal boron nitride (hBN: from Momentive), we prepared two different substrates 47 . First, 10-20 nm hBN on Si/SiO 2 wafer and a glass slide coated with transparent tape and 400 nm thick EL9 (Microchem). MoS 2 flakes were exfoliated using scotch tape technique on the glass-tape-EL9 stack. The transfer was done in MJB3 Mask aligner with a heated stage at 100 0 C to reduce the water vapour at the interface (see Fig. S5 ).
The MoS 2 devices with protected upper surface of the channel were fabricated in the similar process as discussed previously. But the exfoliation was done in the reverse way.
The devices were wire-bonded in ceramic leadless chip carrier obtained from Kyosera.
The devices were heated till 120 0 C on a hotplate and immediately transferred into the low temperature cryostat. The cryostat was evacuated till 2×10 −6 mbar pressure before starting experiments to reduce water vapour from the surface of the MoS 2 channel. All the measurements were carried out in same ultrahigh vacuum condition. 
B. Details of devices measured:
The detail of the devices are given in Table I . was Fourier transformed to obtain current noise power spectral density S I /I 2 as a function of frequency f 48, 49 . The current power spectral density can be converted to conductivity fluctuation power spectral density S σ /σ 2 using the relation
In the figures of the main manuscript and supplementary, we have plotted either "S σ /σ 2 at 1 Hz" or "integrated noise power δσ 2 /σ 2 " as a measure of noise. δσ 2 /σ 2 is defined as the power spectral density integrated over the measurement frequency bandwidth i.e.
where f 1 and f 2 are the lower and upper cut-off frequencies during the measurement.
The relation between δσ 2 σ 2 and Sσ σ 2 at 1 Hz can be expressed as shown below:
and from Hooge relation, we have
Therefore, | Sσ σ 2 | 1 Hz = γ H /nA and Sσ
For 1/f noise α ∼ 1 and hence
Therefore δσ 2 σ 2 and | Sσ σ 2 | 1 Hz are proportional to each other by a constant factor.
D. XPS measurement and data processing scheme:
The X-Ray Photoelectron Spectroscopy (XPS) measurements were performed on bulk MoS 2 with a commercial electron spectrometer from VSW Scientific instrument at a base pressure of 5 × 10 −10 mbar. Mo 3d and S 2p core level spectra were recorded with Al Kα radiation (photon energy 1486.6 eV) at a pass energy of 20 eV. The core level spectra were corrected for background using the Shirley algorithm, and chemically distinct species were resolved using nonlinear least-squares fitting procedure. A Lorentzian function representing the lifetime effect, convoluted with a Gaussian function representing the resolution was used to simulate the XPS peak shape. In order to minimize the number of free parameters in the decomposition process, we impose several constrains like, the same spin orbit splitting of various component feature of a particular core levels and the well-known branching ratios between the two spin-orbit split components.
We perform XPS measurements on two freshly cleaved samples. Results obtained from the first samples are shown in Fig. 1a and 1b The origin of such n-doping is not very clear. Although, it was suggested that presence of halogen (Cl, Br) impurity in crystal may lead to n-type doping 5 , we couldn't find presence of halogen impurity in bulk natural crystal by EDX and XPS studies (see supplementary).
Later on, it was also proposed that n-doping can possibly come from S vacancies in the crystal 52 but a recent T dependent study reveals that this may not be the dominant cause 35 .
We perform EDX and XPS study (see Fig. S3 and inset respectively) and find no presence of halogen impurity in naturally occurring MoS 2 crystal as discussed in Ref. 5 .
G. Localized to weak diffusive transition:
We believe that the localized electronic states in MoS 2 transistor become nearly extended with increasing carrier density (n) and T . This manifests as a localized to weak diffusive transition in the system as shown in Fig. S4(a) . It is evident from the figure that transition temperature changes with carrier density as transfer characteristics at 200K and 300K intersects at V BG =54V, whereas same for 240K, 260K and 300K intersects at V BG =30V. Similar observations has been reported recently by two other groups 34, 35 . Here we mention that we didn't see this weak diffusive transition in every device till room temperature and V BG as high as ∼ 70V. We believe occurrence of such transition probably depends on intrinsic disorder landscape of individual flake. There the σ vs. T will look like the unshaded region of Fig. 2c in the main text or as shown in Fig. S4(b) .
H. Current-Voltage characteristics at 300K:
The typical current voltage relationship obtained in our devices near room temperature and low temperature are shown in Fig. S5 . Such symmetric and linear current-voltage characteristics excludes dominance of Schottky barrier at the contacts. shows a monotonic decrease as T increases in a MoS 2 device with no localized to weak diffusive transition.
I. Noise measurement in ultrathin MoS 2 devices:
Before the noise measurement, all the devices were checked with I 2 dependence of variance of noise S I at low bias current to avoid any heating induced effect (see Fig. S6a ). The noise measurements were carried out at fixed T for different gate voltages along the transfer characteristic curve. We found that although the integrated noise power δσ 2 /σ 2 monotonically decrease with increasing V BG , the T dependence is non-monotonic as shown in Fig. S3b for device 1L-2. Such a non-monotonic T dependence also eliminate possibility of dominant contact noise in our devices. As we have already mentioned that all the devices have not shown such transition. In those cases noise monotonically decreases till room temperature as shown Fig. S6c .
For pure number fluctuation, the source-drain current noise can be written as 25, 26 
where g m is device transconductance, q is electronic chrge, k B T is the thermal energy, D T is trap density at channel-substrate interface per unit volume and energy, W L is active device area, C ox is gate oxide capacitance per unit area, f is the frequency and α is the tunnelling attenuation coefficient of electronic wavefunction in SiO 2 ∼ 10 10 m −1 .
The noise measurement was performed at different V BG with 2V interval along the transfer characteristic curve. Therefore, at a fixed gate voltage the current through the channel is constant. Then we can write equation S4 as
Using equation S5, We calculated D T ≈ 6 × 10 19 − 7 × 10 20 cm −3 eV −1 in all our devices at room temperature. It has been already discussed in literature that due to contact resistance g m is underestimated from transfer characteristic curve by 3-5 times 3,53-55 . Therefore considering g 2 m overestimates D T by a factor of 10, the corrected value of D T ≈ 6 × 10 18 − 7 × 10 19 cm −3 eV −1 .
The surface trap charge density of SiO 2 is known to be D T ≈ 5 × 10 17 cm −3 eV −1 near room temperature 25 which is one to two order less than the value obtained from our experiment.
K. Oscillatory conductance at low temperature:
We observed reproducible oscillations in conductivity due to resonant tunnelling between localized sites as shown in Fig. S7 (left) 18 . It was found that the peaks in oscillation shift as a function of both source-drain and gate bias as observed in quantum dot. A similar measurement is shown for device 1L-7 in Fig. S7 (right) at 18 K where we plot differential conductance dI/dV as a function of V DS and V BG . The shifting of conductance peaks in (V DS , V BG ) plane is shown by the white lines which indicates two important consequences:
First, the localized sites are not single particle localized states with large distribution of This device also showed a weak diffusive transition but the T dependence was rather weak. Hence for this device we plot δσ 2 /σ 2 as a function of 1/T which gives charging energy of 90±20 meV, which is in close agreement with the value of ∆E, obtained from resonant tunnelling experiments. The number of data points are limited because we exclude the data beyond 300 K due to onset of hysteresis. In Fig. S8 , the exponential fit yields, For 1/f noise, the Hooge relation can be written as S σ /σ 2 = γ H /nAf . In the diffusive regime, S σ /σ 2 ∝ 1/n 2 and σ ∝ n 2 i.e. µ F E ∝ n. Therefore, we have
N. Derivation of gate voltage and temperature dependence of noise:
At high T and V BG , the localized states in 2H phase becomes nearly extended, and we assume σ = neµ is valid. In this regime, we get
where δn is the number of the carrier per unit area being exchanged between the semiconducting 2H phase and electron-dense patches. δµ is the mobility fluctuation term. As number fluctuation is the dominant source of 1/f noise, we assume contribution from the second term is small compared to first term. Therefore we have
where we have multiplied both the denominator and numerator by the area of 2H phase A 2H which is almost similar to total active device area A as 2H is the major phase in MoS 2 . N is the total number of the carriers in the 2H phase at a certain V BG . δN 2 is the variance in total number of carriers fluctuating between the channel and the localized sites.
The Fermi level E F in the 2H phase will reach close to the mobility edge at high V BG as shown in Fig. 4a (main manuscript) . On the other hand, the nanometer-sized electron-dense regions will act as quantum dot and the highest filled and lowest empty energy levels will be Coulomb blockaded by the charging energy ∆E = e 2 /C, where C is the average capacitance of an localized region with respect to surroundings.
As the number fluctuation is happening predominantly between the channel and the electron-dense patches then δN 2 in 2H-channel will be related to δN 2 E in the patches by the following equation
where N E is the total number of nanometer-sized electron-dense patches in the device area and δN 2 E is the occupation fluctuation of a single electron-dense patch. We will now focus on a single electron-dense patch. We define the probability that there will be no electron inside a patch as p 0 . Similarly, probability of one electron as p 1 and for n electrons as p n . Therefore, we have 
In order to evaluate δN 2 (equation S9), we first calculate δN 2 E using
The average occupation of a single electron-dense patch N E = 0.p 0 + where we assume > exp[− ∆E k B T ], and this approximation is valid till the size of the patches are below 20 nm. We calculate
T for patch size more than 5 nm]
Using Eq. S8, S9, and δN 2 E , we find
As we have already shown that
Therefore, we obtain
O. Calculation of Hooge parameter (γ H ) from equation 1 in main text: 
This equation predicts γ H ∝ 1/n. As σ ∝ n 2 at high temperature and gate voltages, the field effect mobility µ F E ∝ n. Therefore, equation S9 suggests that the Hooge parameter is inversely proportional to µ F E .
If A and t are the area and thickness respectively of the MoS 2 channel then
We calculate ∆E Q h 2 8m * D 2 1.6 meV assuming m * to be roughly equal to free electron mass. Using f 1 = 0.03, f 2 = 6.8 Hz and k B T = 26 meV, we obtain γ H ≈ 0.2 at carrier density n = 4.5 × 10 12 cm −2 .
